Concept
Extension inline
Publications associées (32)
Scalable Logic Rewriting Using Don’t Cares
Giovanni De Micheli, Alessandro Tempia Calvino
Logic rewriting is a powerful optimization technique that replaces small sections of a Boolean network with better implementations. Typically, exact synthesis is used to compute optimum replacement on-the-fly, with possible support for Boolean don't cares. ...
2024Macro Annotations for Scala 3
Macro annotations are an important feature in Scala 2 macro system. Many projects use macro annotations to implement their systems or libraries. Due to the unportability of Scala 2 macro system, Scala 3 redesigns the macro system to make it more reliable a ...
2022Cluster-and-Conquer: When Randomness Meets Graph Locality
Anne-Marie Kermarrec, Olivier Ruas
K-Nearest-Neighbors (KNN) graphs are central to many emblematic data mining and machine-learning applications. Some of the most efficient KNN graph algorithms are incremental and local: they start from a random graph, which they incrementally improve by tr ...
IEEE COMPUTER SOC2021Semantics-preserving inlining for metaprogramming
Martin Odersky, Sébastien Jean R Doeraene, Nicolas Alexander Stucki
Inlining is used in many different ways in programming languages: some languages use it as a compiler-directive solely for optimization, some use it as a metaprogramming feature, and others lay their design in-between. This paper presents inlining through ...
2020mu RAI: Securing Embedded Systems with Return Address Integrity
Embedded systems are deployed in security critical environments and have become a prominent target for remote attacks. Microcontroller-based systems (MCUS) are particularly vulnerable due to a combination of limited resources and low level programming whic ...
INTERNET SOC2020Caching in Heterogeneous Networks With Per-File Rate Constraints
We study the problem of caching optimization in heterogeneous networks with mutual interference and per-file rate constraints from an energy efficiency perspective. A setup is considered in which two cache-enabled transmitter nodes and a coordinator node s ...
2019Spatial: A Language and Compiler for Application Accelerators
Christos Kozyrakis, Yunqi Zhang
Industry is increasingly turning to reconfigurable architectures like FPGAs and CGRAs for improved performance and energy efficiency. Unfortunately, adoption of these architectures has been limited by their programming models. HDLs lack abstractions for pr ...
ASSOC COMPUTING MACHINERY2018Elastic Program Transformations
Performance and reliability are important yet conflicting properties of systems software. Software today often crashes, has security vulnerabilities and data loss, while many techniques that could address such issues remain unused due to performance concer ...
EPFL2017Program Analysis and Compilation Techniques for Speeding up Transactional Database Workloads
There is a trend towards increased specialization of data management software for performance reasons. The improved performance not only leads to a more efficient usage of the underlying hardware and cuts the operation costs of the system, but also is a ga ...
EPFL2017Micro-architectural Analysis of In-memory OLTP
Anastasia Ailamaki, Pinar Tözün, Danica Porobic, Utku Sirin
Micro-architectural behavior of traditional disk-based online transaction processing (OLTP) systems has been investigated extensively over the past couple of decades. Results show that traditional OLTP mostly under-utilize the available micro-architectural ...
2016