Publications associées à Static core

A Low Power 35 GHz HEMT Oscillator for Electron Spin Resonance Spectroscopy

Giovanni Boero, Nergiz Sahin Solmaz, Alessandro Valentino Matheoud

This paper presents a low power microwave oscillator designed as sensor for electron spin resonance (ESR) spectroscopy. Low power consumption is necessary for low temperature operation. Additionally, lower power consumption allows for a lower microwave mag ...

IEEE2021

A Low-Power 9-Bit 222 MS/s Asynchronous SAR ADC in 65 nm CMOS

Yusuf Leblebici, Firat Çelik, Ayça Akkaya

This paper presents a 9-bit 222 MS/s low-power asynchronous single-bit/cycle successive approximation register (SAR) ADC. The SAR ADC combines techniques such as asynchronous clocking, binary-weighted custom-designed capacitive DAC with small unit capacito ...

IEEE2020

A Low-Power Microwave HEMT $LC$ Oscillator Operating Down to 1.4 K

Giovanni Boero, Nergiz Sahin Solmaz, Alessandro Valentino Matheoud

High-electron-mobility transistors (HEMTs) based on 2-D electron gases (2DEGs) in III-V heterostructures have superior mobility compared with the transistors of silicon-based complementary metal-oxide-semiconductor technologies. The large mobility makes th ...

2019

Power-Gated Differential Logic Style Based on Double-Gate Controllable-Polarity Transistors

Giovanni De Micheli, Pierre-Emmanuel Julien Marc Gaillardon, Luca Gaetano Amarù, Jian Zhang

This brief presents a novel power-gating technique for differential cascade voltage switch logic (DCVSL) based on double-gate (DG) controllable-polarity field-effect transistors (FETs). DG controllable-polarity FETs, commonly referred to as ambipolar trans ...

Ieee-Inst Electrical Electronics Engineers Inc2013

Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library

Paolo Ienne, Francesco Regazzoni, Yusuf Leblebici, Stéphane Badel

MOS Current Mode Logic (MCML) is one of the most promising logic style to counteract power analysis attacks. Unfortunately, the static power consumption of MCML standard cells is significantly higher compared to equivalent functions implemented using stati ...

Acm Order Department, P O Box 64145, Baltimore, Md 21264 Usa2011

Leakage Current Reduction Using Subthreshold Source-Coupled Logic

Seyed Armin Tajalli, Yusuf Leblebici

The performance of subthreshold source-coupled logic (STSCL) circuits for ultra-low power applications is explored. It is shown that the power consumption of STSCL circuits can be reduced well below the subthreshold leakage current of static CMOS circuits. ...

2009

Subthreshold Leakage Reduction: A Comparative Study of SCL and CMOS Design

Seyed Armin Tajalli, Yusuf Leblebici

The large subthreshold leakage current of static CMOS logic circuits designed in modern nanometer-scale technologies is one of the main barriers for implementing ultra-low power digital systems. Subthreshold source-coupled logic (STSCL) circuits are based ...

IEEE2009

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Static core

A Low Power 35 GHz HEMT Oscillator for Electron Spin Resonance Spectroscopy

A Low-Power 9-Bit 222 MS/s Asynchronous SAR ADC in 65 nm CMOS

A Low-Power Microwave HEMT $LC$ Oscillator Operating Down to 1.4 K

Power-Gated Differential Logic Style Based on Double-Gate Controllable-Polarity Transistors

Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library

Leakage Current Reduction Using Subthreshold Source-Coupled Logic

Energy efficiency enhancement of sub-threshold digital CMOS

Subthreshold Leakage Reduction: A Comparative Study of SCL and CMOS Design

Graph Chatbot

Chattez avec Graph Search

A Low-Power 9-Bit 222 MS/s Asynchronous SAR ADC in 65 nm CMOS

Power-Gated Differential Logic Style Based on Double-Gate Controllable-Polarity Transistors

Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library

A Low Power 35 GHz HEMT Oscillator for Electron Spin Resonance Spectroscopy

Leakage Current Reduction Using Subthreshold Source-Coupled Logic

Subthreshold Leakage Reduction: A Comparative Study of SCL and CMOS Design

Energy efficiency enhancement of sub-threshold digital CMOS

A Low-Power Microwave HEMT $LC$ Oscillator Operating Down to 1.4 K