Edoardo Charbon, Claudio Favi
A time-to-digital converter (TDC) architecture is presented enabling a time resolution of 17 ps over 50 ns and achieving twenty million conversions per second. The TDC, designed in a 65nm FPGA, is implemented as a pipelined interpolating architecture; it c ...
0