Concept
VHDL
Publications associées (71)
Highly Parallel RTL Simulation
Verification and testing of hardware heavily relies on cycle-accurate simulation of RTL.As single-processor performance is growing only slowly, conventional, single-threaded RTL simulation is becoming impractical for increasingly complex chip designs and s ...
EPFL2024Building Chips Faster: Hardware-Compiler Co-Design for Accelerated RTL Simulation
The demise of Moore's Law and Dennard scaling has resulted in diminishing performance gains for general-purpose processors, and so has prompted a surge in academic and commercial interest for hardware accelerators.Specialized hardware has already redefined ...
EPFL2023Uncooperative Rendezvous in Space: Design of an Electronic Architecture for High Performance Avionic with Multi Sensor Input and Intensive Data Rate.
Active Debris Removal missions consist of sending a satellite in space and removing one or more debris from their current orbit. A key challenge is to obtain information about the uncooperative target. By gathering the velocity, position, and rotation of t ...
EPFL2022Analytic modelling of passive microfluidic mixers
Jean-Michel Sallese, Christophe Lallement
This paper deals with a new analytical model for microfluidic passive mixers. Two common approaches already exist for such a purpose. On the one hand, the resolution of the advection-diffusion-reaction equation (ADRE) is the first one and the closest to ph ...
AMER INST MATHEMATICAL SCIENCES-AIMS2022MALTA3: Concepts for a new radiation tolerant sensor in the TowerJazz 180 nm technology
The upgrade of the MALTA DMAPS designed in Tower 180 nm CMOS Imaging process will implement the numerous modifications, as well as front-end changes in order to boost the charge collection efficiency after the targeted fluence of 1x10(15) 1 MeVn(eq)/cm(2). ...
ELSEVIER2022High-Level Synthesis of Dynamically Scheduled Circuits
High-Level Synthesis (HLS) tools generate hardware designs from high-level programming languages. These tools almost universally build datapaths that are controlled using a centralized controller which relies on a static, compile-time schedule to determine ...
EPFL2021Equal Loss Distribution in Duty-Cycle Controlled H-Bridge LLC Resonant Converters
The duty-cycle control is a popular option for current limiting in LLC resonant converters. Such current limiting is required to protect the converter either during the start-up or during an overload. Although this method proved to be effective, the switch ...
2020Design and experimental validation of an FPGA-based PMU simultaneously compliant with P and M performance classes
Mario Paolone, Asja Derviskadic
Low-inertia grids are characterized by high shares of harmonic and inter-harmonic distortion, produced by the inverters that interface non-conventional generation assets to the electrical grid. These interfering tones largely compromise synchrophasor estim ...
2020A Too to Design Interactive Characters Based on Embodied Cognition
Ronan Boulic, Joan Llobera Mahy
Creating interactive characters is one of the most challenging tasks of videogame design. In order to facilitate such an endeavor, we introduce a decisional and behavior synthesis architecture integrated in the game engine Unity3D. A distinguishing feature ...
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2019