Zen+ is the codename for a computer processor microarchitecture by AMD. It is the successor to the first gen Zen microarchitecture, and was first released in April 2018, powering the second generation of Ryzen processors, known as Ryzen 2000 for mainstream desktop systems, Threadripper 2000 for high-end desktop setups and Ryzen 3000G (instead of 2000G) for accelerated processing units (APUs).
Zen+ uses GlobalFoundries' 12 nm fabrication process, an optimization of the 14 nm process used for Zen, with only minor design rule changes. This means that the die sizes between Zen and Zen+ are identical as AMD chose to use the new smaller transistors to increase the amount of empty space, or "dark silicon", between the various features on the die. This was done to improve power efficiency & reduce thermal density to allow for higher clock speeds, rather than design an entirely new floorplan for a physically smaller die (which would have been significantly more work and thus more expensive). These process optimizations allowed 12 nm Zen+ to clock about +250 MHz (≈6%) higher, or to lower power consumption when at the same frequency by 10%, when compared to their prior 14 nm Zen products. Although conversely at the microarchitecture level, Zen+ had only minor revisions versus Zen. Known changes to the microarchitecture include improved clock speed regulation in response to workload ("Precision Boost 2"), reduced cache and memory latencies (some significantly so), increased cache bandwidth, and finally improved IMC performance allowing for better DDR4 memory support (officially JEDEC rated to support up to 2933 MHz compared to just 2666 MHz on the prior Zen core).
Zen+ also supports improvements in the per-core clocking features, based on core utilization and CPU temperatures. These changes to the core utilization, temperature, and power algorithms are branded as "Precision Boost 2" and "XFR2" ("eXtended Frequency Range 2"), evolutions of the first-generation technologies in Zen.
Cette page est générée automatiquement et peut contenir des informations qui ne sont pas correctes, complètes, à jour ou pertinentes par rapport à votre recherche. Il en va de même pour toutes les autres pages de ce site. Veillez à vérifier les informations auprès des sources officielles de l'EPFL.
Epyc est une gamme de microprocesseurs x86-64 pour serveur informatique d'AMD qui utilise la microarchitecture Zen. Epyc a été annoncée pour la première fois en 2017. Les puces Epyc, gravées en 14 nm, proposent jusqu'à 32 cœurs et une fréquence d'horloge de 3,2 GHz. La gamme Epyc concurrence à la gamme Xeon d'Intel. Modèles annoncés en juin 2017. La , a créé une variante de ce SoC pour le marché chinois appelé Hygon Dhyana.
Zen 2 is a computer processor microarchitecture by AMD. It is the successor of AMD's Zen and Zen+ microarchitectures, and is fabricated on the 7 nm MOSFET node from TSMC. The microarchitecture powers the third generation of Ryzen processors, known as Ryzen 3000 for the mainstream desktop chips (codename "Matisse"), Ryzen 4000U/H (codename "Renoir") and Ryzen 5000U (codename "Lucienne") for mobile applications, as Threadripper 3000 for high-end desktop systems, and as Ryzen 4000G for accelerated processing units (APUs).
Zen is the codename for a family of computer processor microarchitectures from AMD, first launched in February 2017 with the first generation of its Ryzen CPUs. It is used in Ryzen (desktop and mobile), Ryzen Threadripper (workstation/high end desktop), and Epyc (server). Zen (first generation) The first generation Zen was launched with the Ryzen 1000 series of CPUs (codenamed Summit Ridge) in February 2017. The first Zen-based preview system was demonstrated at E3 2016, and first substantially detailed at an event hosted a block away from the Intel Developer Forum 2016.
On-chip implementation of multiprocessor systems needs to planarise the interconnect networks onto the silicon floorplan. Compared with traditional ASIC/SoC architectures, Multiprocessor Systems on Chips (MPSoC) node processors are homogeneous, and MPSoC n ...