Publications associées à Circuit logique programmable

Photon-Counting Arrays for Time-Resolved Imaging

Edoardo Charbon, Claudio Bruschini, Ivan Michel Antolovic, Samuel Burri

The paper presents a camera comprising 512 x 128 pixels capable of single-photon detection and gating with a maximum frame rate of 156 kfps. The photon capture is performed through a gated single-photon avalanche diode that generates a digital pulse upon p ...

MDPI2016

Parallelizing the Chambolle Algorithm for Performance Optimized Mapping on FPGA devices

David Atienza Alonso, Abdulkadir Akin, Ivan Beretta, Alessandro Antonio Nacci

The performance and the efficiency of recent computing platforms have been deeply influenced by the widespread adoption of hardware accelerators, such as Graphics Processing Units (GPUs) or Field Programmable Gate Arrays (FPGAs), which are often employed t ...

Assoc Computing Machinery2016

Generating Configurable Hardware from Parallel Patterns

Christos Kozyrakis

In recent years the computing landscape has seen an increasing shift towards specialized accelerators. Field programmable gate arrays (FPGAs) are particularly promising for the implementation of these accelerators, as they offer significant performance and ...

Assoc Computing Machinery2016

An MIG-based Compiler for Programmable Logic-in-Memory Architectures

Giovanni De Micheli, Mathias Soeken, Pierre-Emmanuel Julien Marc Gaillardon, Luca Gaetano Amarù

Resistive memories have gained high research attention for enabling design of in-memory computing circuits and systems. We propose for the first time an automatic compilation methodology suited to a recently proposed computer architecture solely based on r ...

Ieee2016

High-level synthesis of dynamic dataflow programs on heterogeneous MPSoC platforms

Marco Mattavelli, Simone Casale Brunet, Endri Bezati

The growing complexity of digital signal processing applications make a compelling case the use of high-level design and synthesis methodologies for the implementation on programmable logic devices and embedded processors. Past research has shown that, for ...

2016

High-performance low-power near-vt resistive memory-based fpga

Giovanni De Micheli, Pierre-Emmanuel Julien Marc Gaillardon, Xifan Tang

A Field Programmable Gate Array (FPGA) of the island-type comprising a plurality of cluster-based Configurable Logic Blocks (CLBs), whereby each of the cluster-based CLBs is surrounded by a global routing structure formed by a plurality of multiplexers and ...

2016

Programming Models and Methods for Heterogeneous Parallel Embedded Systems, 2016 IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC)

Marco Mattavelli, Simone Casale Brunet, Endri Bezati

The growing complexity of digital signal processing applications makes a compelling case for the adoption of higher-level programming models such as dataflow for the implementation of applications on programmable logic devices and many/multi-core embedded ...

2016

An automated FPGA real-time simulator for power electronics and power systems electromagnetic transient applications

Mario Paolone, Reza Razzaghi

The paper presents an automated FPGA-based real-time electromagnetic transients simulator for power electronics and power systems applications. The simulator features an automated procedure enabling its straightforward applications to different topologies ...

Elsevier2016

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Circuit logique programmable

Photon-Counting Arrays for Time-Resolved Imaging

Parallelizing the Chambolle Algorithm for Performance Optimized Mapping on FPGA devices

Generating Configurable Hardware from Parallel Patterns

Pyramic array: An FPGA based platform for multi-channel audio acquisition

An MIG-based Compiler for Programmable Logic-in-Memory Architectures

High-level synthesis of dynamic dataflow programs on heterogeneous MPSoC platforms

HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing

High-performance low-power near-vt resistive memory-based fpga

Programming Models and Methods for Heterogeneous Parallel Embedded Systems, 2016 IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC)

An automated FPGA real-time simulator for power electronics and power systems electromagnetic transient applications

Graph Chatbot

Chattez avec Graph Search

Generating Configurable Hardware from Parallel Patterns

Parallelizing the Chambolle Algorithm for Performance Optimized Mapping on FPGA devices

Photon-Counting Arrays for Time-Resolved Imaging

Pyramic array: An FPGA based platform for multi-channel audio acquisition

Programming Models and Methods for Heterogeneous Parallel Embedded Systems, 2016 IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC)

HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing

An MIG-based Compiler for Programmable Logic-in-Memory Architectures

High-level synthesis of dynamic dataflow programs on heterogeneous MPSoC platforms

An automated FPGA real-time simulator for power electronics and power systems electromagnetic transient applications

High-performance low-power near-vt resistive memory-based fpga