Publication

An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance I-caches