Improving the Power-Delay Performance in Subthreshold Source-Coupled Logic Circuits
Graph Chatbot
Chattez avec Graph Search
Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.
AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.
This paper presents a fully electronic label-free DNA chip in 0.5-mu m CMOS technology, with 5-V supply voltage, suitable for low-cost highly integrated applications. The chip features an array of 128 sensor sites with gold electrodes and integrated measur ...
Modern applications in industry, navigation and medicine demand small and sensitive magnetic field sensors. In this thesis we have developed a new planar micro fluxgate magnetometer. High resolution, low power consumption and orthogonal fields detection ma ...
In this paper we present a method for predicting nonlinear distortion in electronic circuits using the Volterra series. Simple expressions for the distortion in a Common-Emitter stage are determined. Designers may use these expressions to get a quick insig ...
A miniaturized and fully integrated probe for analytical assays based on electrochemiluminescence (ECL) is proposed. It combines both, the electrode transducer and the photodetector in a single 5x6 mm2 silicon chip. The device accommodates two identical ce ...
A novel multi-cellular electronic circuit capable of evolution and development is described here. The circuit is composed of identical cells whose shape and location in the system is arbitrary. Cells all contain the complete genetic description of the fina ...
Integrated single photon avalanche detectors (SPADs) are gaining interest in applications demanding high timing resolution and high sensitivity. The recent progress of design and implementation of SPADs in CMOS technology are discussed in this paper. ...
An assessment of the fault-tolerance properties of single-ended and differential signaling is shown in the context of a high defect density environment, using a robust error-absorbing circuit architecture. A software tool based on Monte-Carlo simulations i ...
Networks-on-chip provide an elegant framework to efficiently reuse predesigned cores. However, reuse of cores is jeopardized by new deep sub-micron noise effects that challenge the reliability of CMOS technology. Moreover, noise margins are further reduced ...
The differential difference amplifier (DDA) is considered as a versatile building block for the analogue processing of floating voltages. An automatic offset compensation scheme is proposed for the DDA structure. A digital successive approximation algorith ...
An automatic offset compensation scheme for 2 stages operational amplifier is described. The presented technique can be applied to an existing OA core cell without modifying its design. Offset voltage is reduced by digitally adjusting the resulting offset ...