High Frame-Rate Low-Power Compressive Sampling CMOS Image Sensor Architecture
Publications associées (33)
Graph Chatbot
Chattez avec Graph Search
Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.
AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.
Minimally invasive monitoring of the electrical activity of specific cortical areas using implantable microsystems offers the promise of diagnosing neurological diseases, as well as detecting and identifying neural activity patterns which are specific to a ...
In the past decades, two recording tools have established themselves as the working horses in the field of electrophysiological cell research: the microelectrode array (MEA) and the optical fluorescence imaging. The former is a grid of miniature electrodes ...
The demand for high-quality and high-speed imaging has increased. Column-parallel ≥14b A/D conversion is one of the major approaches to meet these requirements in CMOS image sensors (CIS). Oversampling ADCs such as incremental delta-sigma (I-ΔΣ) ADCs are t ...
This thesis describes a novel digital background calibration scheme for pipelined ADCs with nonlinear interstage gain. Errors caused by the nonlinear gains are corrected in real-time by adaptively post-processing the digital stage outputs. The goal of this ...
Comprehensive analysis of noise sources in photocharge detectors leads to two novel, compact pixel circuits for ultra-low-noise light detection using optimum bandwidth engineering. A synchronous 4T CMOS image sensor pixel with in-pixel amplification reache ...
A novel compressive sampling scheme suitable for highly scalable hardware implementations is presented. The scheme utilizes an identical pseudo-random sequence for every image column, therefore reducing in-pixel hardware complexity and allowing measurement ...
After years of intensive research effort, the design of RF integrated circuits in CMOS has now reached a wide acceptance for industrial designs. This is due to the high unity gain frequency and low-noise performance of today's deep sub micrometer MOS trans ...
The trends in the design of image sensors are to build sensors with low noise, high sensitivity, high dynamic range, and small pixel size. How can we benefit from pixels with small size and high sensitivity? In this dissertation, we study a new image senso ...
This paper compares the use of perceived and measured noise in a hedonic housing model. Although in theory the use of subjective variables is recommended, most empirical applications use measured noise variables. Merging different databases, we obtain a sa ...
An innovative readout channel, based on analog amplitude modulation (AM) of the signals recorded by each electrode, is developed for high-density CMOS-based MEAs. This new readout method enables the design of a low-noise amplification stage while still rea ...