Publication

FPGA-to-CPU Undervolting Attacks

Publications associées (59)

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Network Coding: An Instant Primer

Jean-Yves Le Boudec, Christina Fragouli, Jörg Widmer

Network coding is a new research area that may have interesting applications in practical networking systems. With network coding, intermediate nodes may send out packets that are linear combinations of previously received information. There are two main b ...

2006

Low-power 2-D fully integrated CMOS fluxgate magnetometer

Radivoje Popovic, Pavel Kejik, Franck Vincent, Predrag Drljaca

In this paper, we present a low-power, two-axis fluxgate magnetometer. The planar sensor is integrated in a standard CMOS process, which provides metal layers for the coils and electronics for the signal extraction and processing. The ferromagnetic core is ...

Institute of Electrical and Electronics Engineers2005

Network Coding: An Instant Primer

Jean-Yves Le Boudec, Christina Fragouli, Jörg Widmer

2005

NoC Emulation on FPGA: HW/SW Synergy for NoC Features Exploration

Giovanni De Micheli, David Atienza Alonso, Nicolas Genko

Current Systems-On-Chip (SoC) execute applications that demand extensive parallel processing. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on silicon, and obviate the limitations of bus-based solution. NoCs can have regular ...

2005

Prototyping with a bio-inspired reconfigurable chip

Eduardo Sanchez, Yann Thoma, Daniel Roggen

In this paper we present the manner the POEtic chip can be used to rapidly prototype systems. This chip, currently in test phase, is a system-on-chip containing a microprocessor and a reconfigurable array. Spe- cial features allow to dynamically create dat ...

2004

Towards Analog and Mixed-Signal SOC Design with SystemC-AMS

Alain Vachoux

Systems-on-Chip (SoCs) are heterogeneous by nature as they may integrate digital, analog, RF hardware as well as software components or non electrical parts such as sensors or actuators. The increasing level of complexity for designing SoCs in a reasonable ...

2004

An example of dynamic QoS negotiation

The traffic generated by multimedia applications presents a high degree of burstiness that can be hardly described by a static set of traffic parameters. The following paper presents a dynamic QoS negotiation scheme applied to a video streaming application ...

1999

Plasmid integration, amplification and cytogenetics in CHO cells: questions and comments

Florian Maria Wurm

This paper addresses seven questions with respect to the transfer, integration, amplification and genetic stability of recombinant DNA in mammalian genomes. Most of these questions were raised with those issues in mind which are frequently discussed in the ...

1994

A 17 ps Resolution, Temperature Compensated Time-to-Digital Converter in FPGA Technology

Edoardo Charbon, Claudio Favi

A time-to-digital converter (TDC) architecture is presented enabling a time resolution of 17 ps over 50 ns and achieving twenty million conversions per second. The TDC, designed in a 65nm FPGA, is implemented as a pipelined interpolating architecture; it c ...