Impact of Interface Traps in Floating-Gate Memory Based on Monolayer MoS2
Graph Chatbot
Chattez avec Graph Search
Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.
AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.
The capability of switching the spontaneous polarisation under an applied electric field in ferroelectric materials can be exploited for the use in low power, non-volatile, re-writable memory devices. Currently available commercially is ferroelectric rando ...
There are many inventions described and illustrated herein. In a first aspect, the present invention is directed to a memory cell and technique of reading data from and writing data into that memory cell. In this regard, in one embodiment of this aspect of ...
A memory capacitor with a multistacked tunnel layer of Al2O3/HfO2/SiO2 (AHO) has been fabricated together with HfO2 charge trapping layer and Al2O3 control oxide layer. The resulting capacitor exhibits a memory window as large as 7.6 V for +/- 12 V sweep v ...
Metal-insulator-silicon capacitors have been fabricated using novel insulators of SiO2/HfO2-Al2O3-HfO2 (HAH)/Al2O3 and metallic HfN gate, exhibiting a program-erasable characteristic. The memory capacitor presents a large memory window of 2.4 V under +12 V ...
The concept of a field-effect transistor with ferroelectric gate has been implemented using the GaN/AlGaN heterostructure combined with Pb(Zr,Ti)O-3 ferroelectric layer. The processing conditions were optimized in a way to obtain textured Pb(Zr,Ti)O-3 film ...
Non volatile flash memories based on nanoparticles (nps) are one of the identified routes to a further downscaling of future CMOS technology. New features such as Coulomb blockade and quantized charging effects can appear at room temperature only for a lim ...
Photoluminescence (PL) spectroscopy is demonstrated as a suitable technique to characterize silicon nanocrystals (Si-NCs)-based nonvolatile memory devices. The 2D array of Si-NCs forming the floating gate is obtained by low-energy ion implantation in thin ...
Non volatile flash memories based on nanoparticles are one of the possible routes to further downscaling of CMOS technology. The increase of scale integration should involve some new features for memory cells such as Coulomb blockade and quantized charging ...
The present work analyzes the impact of ferroelectric materials like PZT when integrated in a standard 0.5µm CMOS process in order to realize nonvolatile memories. The project has been initiated conjointly by the Swiss Federal Institute of Technology of La ...
There are many inventions described and illustrated herein. In a first aspect, the present invention is directed to a memory device and technique of reading data from and writing data into memory cells of the memory device. In this regard, in one embodimen ...