Publication
Micro BTB: A High Performance and Storage Efficient Last-Level Branch Target Buffer for Servers
Publications associées (36)
Attention-based domain adaptation for single-stage detectors
While domain adaptation has been used to improve the performance of object detectors when the training and test data follow different distributions, previous work has mostly focused on two-stage detectors. This is because their use of region proposals make ...
SPRINGER2022Micro-architectural Analysis of Database Workloads
Database workloads have significantly evolved in the past twenty years. Traditional database systems that are mainly used to serve Online Transactional Processing (OLTP) workloads evolved into specialized database systems that are optimized for particular ...
EPFL2021Software Support for Non-Volatile Memory (NVM) Programming
Non-Volatile Memory (NVM) is an emerging type of memory device that provides fast, byte-addressable, and high-capacity durable storage. NVM sits on the memory bus and allows durable data structures designs similar to the in-memory equivalent ones. Expensiv ...
EPFL2021Plucking Motions for Tea Harvesting Robots Using Probabilistic Movement Primitives
This study proposes a harvesting robot capable of plucking tea leaves without cutting them with blades. To harvest high-quality tea, it is necessary to reproduce the plucking motion of breaking the petiole of the leaf, that is, the complicated human hand m ...
2020SpecROP: Speculative Exploitation of ROP Chains
Mathias Josef Payer, Atri Bhattacharyya, Andrés Sánchez Marín
Speculative execution attacks, such as Spectre, reuse code from the victim’s binary to access and leak secret information during speculative execution. Every variant of the attack requires very particular code sequences, necessitating elaborate gadget-sear ...
2020Unified prefetching into instruction cache and branch target buffer
Babak Falsafi, Boris Robert Grot, Ilknur Cansu Kaynak
A system and method of coupling a Branch Target Buffer (BTB) content of a BTB with an instruction cache content of an instruction cache. The method includes: tagging a plurality of target buffer entries that belong to branches within a same instruction blo ...
2017Easy and Accurate Hardware-based Program Performance Monitoring
The performance monitoring of computer systems is a complex affair, made even more challenging by the increasing gap between hardware and software. Methods that collect and feed data to performance analysis can usually be classified into one of two groups. ...
EPFL2017Microarchitectural Low-Power Design Techniques for Embedded Microprocessors
Jeremy Hugues-Felix Constantin
With the omnipresence of embedded processing in all forms of electronics today, there is a strong trend towards wireless, battery-powered, portable embedded systems which have to operate under stringent energy constraints. Consequently, low power consumpti ...
EPFL2016DynOR: A 32-bit Microprocessor in 28 nm FD-SOI with Cycle-By-Cycle Dynamic Clock Adjustment
Andreas Peter Burg, Adam Shmuel Teman, Thomas Christoph Müller, Andrea Bonetti, Jeremy Hugues-Felix Constantin, Lorenz Flavio Schmid
This paper presents DynOR, a 32-bit 6-stage OpenRISC microprocessor with dynamic clock adjustment. To alleviate the issue of unused dynamic timing margins, the clock period of the processor is adjusted on a cycle-by-cycle level, based on the instruction ty ...
Ieee2016Micro-architectural Analysis of In-memory OLTP
Anastasia Ailamaki, Pinar Tözün, Danica Porobic, Utku Sirin
Micro-architectural behavior of traditional disk-based online transaction processing (OLTP) systems has been investigated extensively over the past couple of decades. Results show that traditional OLTP mostly under-utilize the available micro-architectural ...
2016