Configurable Logic Gates Using Polarity Controlled Silicon Nanowire Gate-All-Around FETs

Publications associées (32)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Emulating Multimemristive Behavior of Silicon Nanowire-Based Biosensors by Using CMOS-Based Implementations

Sandro Carrara, Junrui Chen, Kapil Bhardwaj

The research presented in this article draws inspiration from previous efforts aimed at replicating the functions of various solid-state memristors using a variety of materials. The memristor circuit emulator serves as a cost-effective tool for circuit des ...

Ieee-Inst Electrical Electronics Engineers Inc2024

Controlling On-Surface Photoactivity: The Impact of π-Conjugation in Anhydride-Functionalized Molecules on a Semiconductor Surface

Karl-Heinz Ernst, Christian Wäckerlin

On-surface synthesis has become a prominent method for growing low-dimensional carbon-based nanomaterials on metal surfaces. However, the necessity of decoupling organic nanostructures from metal substrates to exploit their properties requires either trans ...

Wiley-VCH Verlag GmbH2024

A Gradient-Gated SPAD Array for Non-Line-of-Sight Imaging

Edoardo Charbon, Pouyan Keshavarzian, Jiuxuan Zhao, Francesco Gramuglia, Myung Jae Lee

Time-resolved non-line-of-sight (NLOS) imaging based on single-photon avalanche diode (SPAD) detectors have demonstrated impressive results in recent years. To acquire adequate number of indirect photons from a hidden scene in the presence of overwhelming ...

Ieee-Inst Electrical Electronics Engineers Inc2024

Generation of entangled photon pairs from a silicon bichromatic photonic crystal cavity

Matteo Galli, Marco Clementi, Thanavorn Poempool

Integrated quantum photonics leverages the on-chip generation of nonclassical states of light to realize key functionalities of quantum devices. Typically, the generation of such nonclassical states relies on whispering gallery mode resonators, such as int ...

Aip Publishing2024

Doping Engineering for PDP Optimization in SPADs Implemented in 55-nm BCD Process

Edoardo Charbon, Claudio Bruschini, Myung Jae Lee, Feng Liu

We introduce a new family of single-photon avalanche diodes (SPADs) with enhanced depletion regions in a 55-nm Bipolar-CMOS-DMOS (BCD) technology. We demonstrate how to systematically engineer doping profiles in the main junction and in deep p-well layers ...

Ieee-Inst Electrical Electronics Engineers Inc2024

Energy-Efficient Electronic Functions Based on the Co-integration of 2D and Ferroelectric Materials

Sadegh Kamaei Bahmaei

The digital revolution has significantly transformed our world over the past decades, driven by the scaling of transistor dimensions and the exponential increase in computation power. However, as the CMOS scaling era approaches its end, the semiconductor i ...

EPFL2023

Unraveling the Electrochemical Electrode Coupling in Integrated Organic Electrochemical Transistors

Matteo Cucchi, Hsin Tseng

Organic electrochemical transistors (OECTs) have gained enormous attention due to their potential for bioelectronics and neuromorphic computing. However, their implementation into real-world applications is still impeded by a lack of understanding of the c ...

WILEY-V C H VERLAG GMBH2023

Automating the Design of Programmable Interconnect for Reconfigurable Architectures

Stefan Nikolic

With Moore's law coming to an end, increasingly more hope is being put in specialized hardware implemented on reconfigurable architectures such as Field-Programmable Gate Arrays (FPGAs). Yet, it is often neglected that these architectures themselves experi ...

EPFL2023

New ultrahigh-speed device concepts: from THz nanoplasma devices to glass-like electronics for neuromorphic computation

Mohammad Samizadeh Nikooytabalvandani

There is a never-ending push for electronic systems to provide faster operation speeds, higher energy efficiencies, and higher power capabilities at smaller scales. These requirements are apparent in different areas of electronics, from radiofrequency (RF) ...

EPFL2023

Fab-to-fab and run-to-run variability in 130 nm and 65 nm CMOS technologies exposed to ultra-high TID

Jean-Michel Sallese, Adil Koukab, Gennaro Termo, Stefano Michelis

The discovery of a large fab-to-fab variability in the TID response of the CMOS technologies used in the design of ASICs for the particle detectors of the HL-LHC triggered a monitoring effort to verify the consistency of the CMOS production process over ti ...

IOP Publishing Ltd2023

Page 2 sur 4

Emulating Multimemristive Behavior of Silicon Nanowire-Based Biosensors by Using CMOS-Based Implementations

Sandro Carrara, Junrui Chen, Kapil Bhardwaj

Ieee-Inst Electrical Electronics Engineers Inc2024

Controlling On-Surface Photoactivity: The Impact of π-Conjugation in Anhydride-Functionalized Molecules on a Semiconductor Surface

Karl-Heinz Ernst, Christian Wäckerlin

Wiley-VCH Verlag GmbH2024