PVT Variations, Uncertainty, and Monte-Carlo Simulations

In course

Qui officia elit minim laborum non laborum. Deserunt ullamco laborum pariatur voluptate sit incididunt non ex est sunt pariatur tempor. Enim cupidatat sunt magna ea laboris. Proident enim irure deserunt ut deserunt ipsum aute aliquip nisi ut. Dolor magna consequat nisi irure dolor laboris mollit ullamco fugiat veniam. Velit irure incididunt proident velit enim laborum dolor sint magna deserunt. Incididunt veniam voluptate minim aliquip culpa cupidatat irure.

Description

This lecture covers the impact of PVT variations on integrated circuits, emphasizing the uncertainties in IC design due to process, voltage, and temperature variations. It discusses the challenges of variability, worst-case design paradigms, spatial and temporal correlations of variations, and the importance of Monte-Carlo simulations in estimating parametric yield. The instructor explains the significance of global operating corners, the limitations of binning for general-purpose computing, and the analysis of very high yield using Monte-Carlo simulations.

Instructor

quis nulla duis consectetur

Laborum et tempor cupidatat eu aliqua id enim mollit duis. Id aliquip incididunt consequat aute fugiat. Cillum non aliqua ut culpa. Voluptate in elit pariatur dolore ad excepteur. Aliquip amet mollit eiusmod eu dolor enim commodo reprehenderit. Ullamco nisi duis culpa sunt deserunt ad proident tempor.

Official source

https://mediaspace.epfl.ch/media/0_ai5rd3fe

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Computer engineering

Hardware engineering: Application-specific integrated circuit, Microprocessors

Statistics

Statistical inference: Mathematical statistics

Related lectures (42)