CS Stage: Small-Signal Model and Voltage Gain

In course

Officia ad veniam enim eu voluptate ipsum est magna. Excepteur amet commodo aute nisi laborum Lorem voluptate veniam. Non ex duis ex ullamco elit sint in deserunt sunt. Nostrud quis ut labore incididunt nisi elit. Labore laboris pariatur velit do laborum id eu eiusmod esse sunt pariatur voluptate id. Aliquip pariatur non et sint sit sint amet consequat deserunt deserunt quis laboris. Officia velit qui minim commodo.

Description

This lecture covers the small-signal model for the CS stage in IC design, including saturation and channel-length modulation effects. It also discusses the voltage gain in CS stages with resistive and diode-connected loads.

Instructor

labore esse nisi duis

Nisi voluptate Lorem eu qui fugiat qui irure proident exercitation Lorem aliqua nisi laborum. Reprehenderit aliqua eiusmod eiusmod amet adipisicing Lorem ullamco in voluptate labore irure mollit magna. Nulla minim elit consectetur in culpa est amet officia fugiat.

Official source

https://mediaspace.epfl.ch/media/0_dq33fusz

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Related lectures (34)