CS Stage: Small-Signal Model and Voltage Gain

In course

Nisi aliquip et eu nostrud elit. Esse reprehenderit ex culpa deserunt excepteur amet sit nulla minim. Qui officia elit et consectetur eiusmod veniam nostrud reprehenderit magna esse adipisicing.

Description

This lecture covers the small-signal model for the CS stage in IC design, including saturation and channel-length modulation effects. It also discusses the voltage gain in CS stages with resistive and diode-connected loads.

Instructor

Deserunt adipisicing culpa ut sint aute dolore ea. Do mollit veniam incididunt sit quis commodo ipsum anim. Laborum eiusmod amet est id ex eu ea esse cillum minim aliquip Lorem. Incididunt consequat velit deserunt voluptate ea esse exercitation laborum. In eiusmod reprehenderit aute nulla ut ex et magna in cupidatat. Fugiat voluptate ea pariatur minim esse Lorem veniam exercitation.

Official source

https://mediaspace.epfl.ch/media/0_dq33fusz

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Physics

Electromagnetism: Electrical networks

Related lectures (34)