Concept

Mixed-signal integrated circuit

Related publications (586)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Mixed-signal integrated circuit

Graph Chatbot

Chat with Graph Search

A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks

Emerging technologies for the recovery of rare earth elements (REEs) from the end-of-life electronic wastes: a review on progress, challenges, and perspectives

Nanoscale imaging of mobile carriers and trapped charges in delta doped silicon p-n junctions

Multiplier Architectures: Challenges and Opportunities with Plasmonic-based Logic

Multiplier Architectures: Challenges and Opportunities with Plasmonic-based Logic

Designing a DDS-Based SoC for High-Fidelity Multi-Qubit Control

Analog signal processing with topological metamaterials

Replica Bit-Line Technique for Internal Refresh in Logic-Compatible Gain-Cell Embedded DRAM

SAT-Based Exact Synthesis: Encodings, Topology Families, and Parallelism

A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET

Analog signal processing with topological metamaterials

Multiplier Architectures: Challenges and Opportunities with Plasmonic-based Logic

Multiplier Architectures: Challenges and Opportunities with Plasmonic-based Logic

Designing a DDS-Based SoC for High-Fidelity Multi-Qubit Control

Emerging technologies for the recovery of rare earth elements (REEs) from the end-of-life electronic wastes: a review on progress, challenges, and perspectives

A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks

SAT-Based Exact Synthesis: Encodings, Topology Families, and Parallelism

Nanoscale imaging of mobile carriers and trapped charges in delta doped silicon p-n junctions

A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET

Replica Bit-Line Technique for Internal Refresh in Logic-Compatible Gain-Cell Embedded DRAM