Concept
One-instruction set computer
Related publications (40)
Micro BTB: A High Performance and Storage Efficient Last-Level Branch Target Buffer for Servers
High-performance branch target buffers (BTBs) and the L1I cache are key to high-performance front-end. Modern branch predictors are highly accurate, but with an increase in code footprint in modern-day server workloads, BTB and L1I misses are still frequen ...
ASSOC COMPUTING MACHINERY2022Design and automated fabrication scenario for a wood shingle-based envelope system
The building cultures of regions where plant resources abound show the adaptation of these local bio-based materials to the roofing of buildings: thatch, reed, bark or shingles. Despite a low environmental impact, these techniques require skilled manual wo ...
2021Micro-architectural Analysis of Database Workloads
Database workloads have significantly evolved in the past twenty years. Traditional database systems that are mainly used to serve Online Transactional Processing (OLTP) workloads evolved into specialized database systems that are optimized for particular ...
EPFL2021Plucking Motions for Tea Harvesting Robots Using Probabilistic Movement Primitives
This study proposes a harvesting robot capable of plucking tea leaves without cutting them with blades. To harvest high-quality tea, it is necessary to reproduce the plucking motion of breaking the petiole of the leaf, that is, the complicated human hand m ...
2020Exploiting Flow Graph of System of ODEs to Accelerate the Simulation of Biologically-Detailed Neural Networks
Felix Schürmann, Michael Lee Hines, Bruno Ricardo Da Cunha Magalhães
Exposing parallelism in scientific applications has become a core requirement for efficiently running on modern distributed multicore SIMD compute architectures. The granularity of parallelism that can be attained is a key determinant for the achievable ac ...
IEEE2019Optimized Memory Access For Dynamically Scheduled High Level Synthesis
Paolo Ienne, Atri Bhattacharyya
Dynamically-scheduled elastic circuits generated by High-Level Synthesis (HLS) tools are inherently out-of-order, following the flow of data rather than the evolution of an instruction pointer. Components of the circuit which access memory need to be conne ...
2018A Compiler for Parallel and Resource-Constrained Programmable in-Memory Computing
Giovanni De Micheli, Mathias Soeken, Pierre-Emmanuel Julien Marc Gaillardon, Giulia Meuli
Solid-state resistive switches have recently enabled low-power, scalable, non-volatile memories. Their proven intrinsic logic operation, allowing design of in-memory computing systems, attracted the attention of the research community. A Programmable Logic ...
2017The effects of haptic-virtual reality game therapy on brain-motor coordination for children with hemiplegia: A pilot study
Children with hemiplegia have movements' difficulties especially in their upper limbs, these difficulties occur due to the loss of the communication between the brain and the affected side of the body. In this study, visual, audio, and tactile stimulation ...
IEEE2017DynOR: A 32-bit Microprocessor in 28 nm FD-SOI with Cycle-By-Cycle Dynamic Clock Adjustment
Andreas Peter Burg, Adam Shmuel Teman, Thomas Christoph Müller, Andrea Bonetti, Jeremy Hugues-Felix Constantin, Lorenz Flavio Schmid
This paper presents DynOR, a 32-bit 6-stage OpenRISC microprocessor with dynamic clock adjustment. To alleviate the issue of unused dynamic timing margins, the clock period of the processor is adjusted on a cycle-by-cycle level, based on the instruction ty ...
Ieee2016Microarchitectural Low-Power Design Techniques for Embedded Microprocessors
Jeremy Hugues-Felix Constantin
With the omnipresence of embedded processing in all forms of electronics today, there is a strong trend towards wireless, battery-powered, portable embedded systems which have to operate under stringent energy constraints. Consequently, low power consumpti ...
EPFL2016