Publications related to NAND gate

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

NAND gate

Graph Chatbot

Chat with Graph Search

Efficient Arithmetic Logic Gates Using Double-Gate Silicon Nanowire FETs, invited paper

Ambipolar silicon nanowire field effect transistor

Carbon Nanotube Precise Assembly for CMOS and NEMS Applications

Mobility engineering and a metal–insulator transition in monolayer MoS2

Physical Synthesis onto Sea-of-Tiles with Double-Gate Silicon Nanowire Transistors

Polarity Control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs

Study on dual-lateral-gate suspended-body single-walled carbon nanotube field-effect transistors

Local volume depletion/accumulation in GAA Si nanowire junctionless nMOSFETs

Vertically-stacked gate-all-around polysilicon nanowire FETs with sub-μm gates patterned by nanostencil lithography

Generalization of the Concept of Equivalent Thickness and Capacitance to Multigate MOSFETs Modeling