Paolo Ienne, Grace Zgheib, Stefan Nikolic
In this work, we develop timing-driven CAD support for FPGA architectures with direct connections between LUTs. We do so by proposing an efficient ILP-based detailed placer, which moves a carefully selected subset of LUTs from their original positions, so ...
ASSOC COMPUTING MACHINERY2022