Publications related to Combinational logic

Polarity Control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs

Giovanni De Micheli, Davide Sacchetto, Yusuf Leblebici, Pierre-Emmanuel Julien Marc Gaillardon, Jian Zhang, Michele De Marchi

We fabricated and characterized ambipolar Silicon Nanowire (SiNW) FET transistors featuring two independent Gate-All-Around (GAA) electrodes and vertically stacked SiNW channels. One of the gate electrodes is exploited to dynamically select the polarity of ...

2012

Silicon Nanowire Arrays and Crossbars: Top-Down Fabrication Techniques and Circuit Applications

Giovanni De Micheli, Davide Sacchetto, Yusuf Leblebici, Pierre-Emmanuel Julien Marc Gaillardon, Mohamed Haykel Ben Jamaa

Several nanowire technologies have emerged recently, providing a way to continue the scaling down of complementary metal-oxide-semiconductor (CMOS) technology. The opportunities offered at the level of logic circuit design depend on the technology properti ...

2011

Monitoring and troubleshooting wireless sensor nodes by measuring the supply current waveform

Pierre-André Farine, Alexis Boegli, Mitko Tanevski

A troubleshooting method for debugging wireless sensor nodes using measurements of the supply current waveform and logic outputs is presented. The troubleshooting and debugging technique uses the supply current waveform in conjunction with the measurement ...

Elsevier Ltd.2010

Output Probability Density Functions of Logic Circuits: Modeling and Fault-Tolerance Evaluation

Alexandre Schmid, Yusuf Leblebici, Milos Stanisavljevic

The precise evaluation of the reliability of logic circuits has a significant importance in highly-defective and future nanotechnologies. It allows efficient comparison of fault-tolerance techniques, and enables designs improvement with respect to their re ...

IEEE Service Center2010

Logic circuits based on individual semiconducting and metallic carbon-nanotube devices

Klaus Kern, Hagen Klauk, Ralf Thomas Weitz, Frederik Sebastian Ante

Nanoscale transistors employing an individual semiconducting carbon nanotube as the channel hold great potential for logic circuits with large integration densities that can be manufactured on glass or plastic substrates. Carbon nanotubes are usually produ ...

2010

Power Consumption of Logic Circuits in Ambipolar Carbon Nanotube Technology

Giovanni De Micheli, Mohamed Haykel Ben Jamaa

Ambipolar devices have been reported in many technologies, including carbon nanotube field effect transistors (CNTFETs). The ambipolarity can be in-field controlled with a second gate, enabling the design of generalized logic gates with a high expressive p ...

2010

Bio-inspired Self-testing Configurable Circuits

Joël Rossier

Inspired by the basic processes of molecular biology, our studies resulted in defining a configurable molecule implementing mechanisms made up of simple processes. The goal of our paper is to demonstrate how these bio-inspired mechanisms and their underlyi ...

Springer-Verlag New York, Ms Ingrid Cunningham, 175 Fifth Ave, New York, Ny 10010 Usa2010

Arithmetic Optimization for Custom Instruction Set Synthesis

Paolo Ienne, Philip Brisk, Ajay Kumar Verma, Yi Zhu

One of the ways that custom instruction set extensions can improve over software execution is through the use of hardware structures that have been optimized at the arithmetic level. Arithmetic hardware, in many cases, can be partitioned into networks of f ...

Ieee Service Center, 445 Hoes Lane, Po Box 1331, Piscataway, Nj 08855-1331 Usa2009

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Combinational logic

Polarity Control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs

Silicon Nanowire Arrays and Crossbars: Top-Down Fabrication Techniques and Circuit Applications

Monitoring and troubleshooting wireless sensor nodes by measuring the supply current waveform

Output Probability Density Functions of Logic Circuits: Modeling and Fault-Tolerance Evaluation

Logic circuits based on individual semiconducting and metallic carbon-nanotube devices

Power Consumption of Logic Circuits in Ambipolar Carbon Nanotube Technology

Bio-inspired Self-testing Configurable Circuits

Exciton-polariton integrated circuits

Arithmetic Optimization for Custom Instruction Set Synthesis

Overview of Traffic Signal Operation Policies for Ramp Metering

Graph Chatbot

Chat with Graph Search

Logic circuits based on individual semiconducting and metallic carbon-nanotube devices

Power Consumption of Logic Circuits in Ambipolar Carbon Nanotube Technology

Arithmetic Optimization for Custom Instruction Set Synthesis

Monitoring and troubleshooting wireless sensor nodes by measuring the supply current waveform

Polarity Control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs

Output Probability Density Functions of Logic Circuits: Modeling and Fault-Tolerance Evaluation

Silicon Nanowire Arrays and Crossbars: Top-Down Fabrication Techniques and Circuit Applications

Bio-inspired Self-testing Configurable Circuits

Exciton-polariton integrated circuits

Overview of Traffic Signal Operation Policies for Ramp Metering