Covers energy dissipation in VLSI chips, focusing on subthreshold current in NMOS transistors and the effects of threshold voltage on power consumption.
Covers layout optimization techniques for CMOS circuit design, including common-centroid layout, MOSFET sizing, gain simulation, and performance analysis.
