Skip to main content
Graph
Search
fr
|
en
Login
Search
All
Categories
Concepts
Courses
Lectures
MOOCs
People
Practice
Publications
Startups
Units
Show all results for
Home
Lecture
Timing Verification and Optimization
Graph Chatbot
Related lectures (29)
Previous
Page 1 of 3
Next
Logical Effort: Fundamentals of VLSI Design
Covers the Logical Effort method for optimizing logic delay and gate sizing impact.
Semicustom RTL Design: Design Flow and Standard Cells
Explores the RTL design flow, chip-level integration, standard cells, and static timing analysis in VLSI design.
Timing Analysis: Synchronous Circuit Design
Covers timing analysis of synchronous circuits, focusing on flip-flops, timing constraints, and metastability issues.
Digital Logic Circuits: CMOS and Verilog Design
Discusses digital logic circuits, CMOS technology, and Verilog for circuit design.
Digital Logic Circuits: CMOS and Verilog Modeling
Discusses digital logic circuits, focusing on CMOS technology and Verilog modeling techniques.
Static Timing Analysis
Explores static timing analysis in digital system design, covering setup and hold time requirements, critical paths, and timing conditions.
Logic Synthesis: Designing Efficient Digital Circuits
Discusses logic synthesis techniques for designing efficient digital circuits from functional descriptions and truth tables.
Introduction to Advanced VLSI Design
Covers Advanced VLSI Design concepts, including Full Custom Design and Parallel Prefix Adder.
Molecular Transistors: Design and Simulation
Explores molecular transistors for logic computation, design, simulation, and fabrication, emphasizing interconnect parasitics and device performance.
Logic Synthesis: Designing Efficient Digital Circuits
Discusses logic synthesis techniques for designing efficient digital circuits using minterms, maxterms, and new gates like XOR and XNOR.
