Lecture

Hardware Verification using High-Level Design Languages

Description

This lecture by the instructor focuses on the challenges of hardware verification using high-level design languages. It covers the complexity of digital designs, the difficulty in making a working design, and the importance of clear specifications to avoid side-channels. The talk delves into the harmful effects of speculation in hardware, the need for cycle-precise semantics, and the practical uses of language design. It also discusses isolation properties, processor specifications, and the equivalence between specification and implementation. The lecture concludes with insights on flushing the pipeline, memory management, and concurrency in module design.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.