Lecture

SecChisel: Security Verification of Secure Processor Architectures

In course
DEMO: enim enim
Irure consectetur magna pariatur elit anim occaecat duis. Nulla tempor est commodo aute anim esse quis Lorem. Sunt id consequat ad exercitation ut incididunt reprehenderit consectetur ad duis laboris esse. Et enim deserunt cupidatat incididunt.
Login to see this section
Description

This lecture introduces the SecChisel framework, which verifies security properties of secure processor architectures at design-time. It covers Chisel as a hardware construction language, information flow tracking, security lattices, security tags, FIRRTL, SMT-LIB, and evaluation using AES within a RISC-V Rocket Chip. The framework aims to detect information leaks and hardware bugs efficiently, without adding runtime components.

Instructor
cillum cupidatat
Pariatur exercitation consequat voluptate ad ullamco duis exercitation cupidatat et consequat quis tempor cupidatat ad. Excepteur ad ullamco deserunt consequat nostrud occaecat eu. Duis in commodo aute duis sit in id mollit dolore eu quis magna ut qui. Amet ex duis enim veniam consectetur velit ex aliqua.
Login to see this section
About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.
Related lectures (32)
Hardware Verification using High-Level Design Languages
Explores challenges in hardware verification, clear specifications, speculation harm, and cycle-precise semantics.
Homomorphic Encryption
Introduces homomorphic encryption, enabling computation on encrypted data without decryption, covering security, applications, and practical aspects.
Homomorphic Encryption
Covers the historical development and key concepts of homomorphic encryption, focusing on the Paillier cryptosystem and the BGV cryptosystem.
Compiler verification: Challenges and Benefits
Explores the challenges and benefits of compiler verification, emphasizing the importance of verifying compilers for critical software.
Introduction to Advanced VLSI Design
Covers Advanced VLSI Design concepts, including Full Custom Design and Parallel Prefix Adder.
Show more

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.