Lecture
SRAM Memory Architecture & Bit Cell
Description
This lecture covers the fundamentals of VLSI design related to SRAM, focusing on array access, bitline conditioning, SRAM bit cell structure, read and write operations, access transistors, and SRAM sizing constraints. It also discusses the operation analysis, optimization, and layout considerations of SRAM cells, as well as the impact of SRAM on Moore's Law.
Official source
About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.