Lecture

Delay Models: Resistance, Capacitance, and Inductance

Description

This lecture covers the calculation of resistance in uniform slabs and diffusion layers, the sheet resistance in CMOS technology, and the capacitance of MOS transistors. It also discusses the Elmore delay model, power dissipation, PVT variations, and the impact of temperature, power supply voltage, and process variations on IC design.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.