Lecture

Delay Models: Resistance, Capacitance, and Inductance

In course
DEMO: eu fugiat
Quis magna exercitation commodo labore. Consequat deserunt nisi aute nisi culpa incididunt. Laboris in laborum sunt mollit voluptate Lorem ipsum aliqua sit consequat.
Login to see this section
Description

This lecture covers the calculation of resistance in uniform slabs and diffusion layers, the sheet resistance in CMOS technology, and the capacitance of MOS transistors. It also discusses the Elmore delay model, power dissipation, PVT variations, and the impact of temperature, power supply voltage, and process variations on IC design.

Instructor
cillum officia ad culpa
Ut magna incididunt ea cupidatat incididunt qui. Amet commodo culpa ipsum quis. Quis mollit cupidatat Lorem cupidatat. Duis occaecat et consectetur laboris culpa. Exercitation consectetur dolore sit irure irure consectetur quis deserunt ipsum sit cupidatat.
Login to see this section
About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.