Lecture

Reconfigurable Architecture: Static Interconnect Fault-Tolerant

Description

This lecture focuses on a reconfiguration architecture for semiconductor devices, addressing design variability and low power circuits. The instructor presents a matrix of statically interconnected cells, allowing for fault-tolerant computing and data routing. Tools like genetic algorithms are used to optimize the mapping of applications onto the cells, while controllers manage defects and configurations. Results show trade-offs between lightweight and heavyweight controllers, with a focus on correction success rates and design complexity.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.