Lecture
This lecture covers the structural model for sequential circuits, synchronous logic networks, synchronous delay annotation, approaches to sequential synthesis including retiming, legal retiming, refined analysis, and the minimum cycle-time retiming problem. Examples and algorithms are provided to illustrate the concepts.
This video is available exclusively on Mediaspace for a restricted audience. Please log in to MediaSpace to access it if you have the necessary permissions.
Watch on Mediaspace