Sequential Circuits: Optimization and Retiming

About
Privacy
Disclaimer

Graph Chatbot

In course

Qui ipsum consequat do magna. Ullamco aliquip ea proident elit aute incididunt elit aliqua veniam non voluptate nulla et aliquip. Culpa esse et in proident consequat.

Description

This lecture covers the structural model for sequential circuits, synchronous logic networks, and approaches to sequential synthesis including retiming techniques. It explains legal retiming, refined analysis, and the minimum cycle-time retiming problem with examples.

This video is available exclusively on Mediaspace for a restricted audience. Please log in to MediaSpace to access it if you have the necessary permissions.

Watch on Mediaspace

Instructor

anim dolor

Elit ut id ea ullamco cillum sunt velit anim tempor tempor. Ipsum dolor quis est aliqua nisi ipsum consectetur proident mollit fugiat labore. Laborum proident deserunt sunt laboris dolor irure. Aliqua duis irure est incididunt. Anim minim excepteur excepteur minim magna ea quis incididunt est minim tempor ad non. Dolor sint cillum commodo culpa sunt.

Official source

Related lectures (28)

https://mediaspace.epfl.ch/media/0_wvufxauq

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

In course

DEMO: veniam non voluptate nulla

Qui ipsum consequat do magna. Ullamco aliquip ea proident elit aute incididunt elit aliqua veniam non voluptate nulla et aliquip. Culpa esse et in proident consequat.

Instructor

anim dolor

Related lectures (28)

Sequential Circuits: Synthesis and Retiming

Covers the structural model for sequential circuits, synchronous logic networks, and approaches to sequential synthesis including retiming.

Timing Analysis: Synchronous Circuit Design

Covers timing analysis of synchronous circuits, focusing on flip-flops, timing constraints, and metastability issues.

Synchronous Logic Circuits: Modeling and Optimization

Explores synchronous logic circuits, state-based modeling, optimization techniques, and finite-state machine state minimization.

Digital Logic Circuits: Memory Elements and Sequential Logic

Introduces sequential logic circuits and memory elements, focusing on their role in digital systems and practical applications.

Synchronous Logic Circuits: Modeling and Optimization

Explores synchronous logic circuits, modeling techniques, state minimization, and finite-state machine optimization for area reduction.