Sequential Circuits: Optimization and Retiming

In course

Enim et id tempor exercitation tempor. Deserunt laborum id enim do amet ullamco occaecat tempor occaecat est laborum eiusmod. In adipisicing id voluptate labore do ullamco nulla. Esse laboris laboris nulla adipisicing. Aliqua ullamco fugiat incididunt voluptate eu quis consectetur sint esse ipsum qui elit incididunt ipsum.

Description

This lecture covers the structural model for sequential circuits, synchronous logic networks, and approaches to sequential synthesis including retiming techniques. It explains legal retiming, refined analysis, and the minimum cycle-time retiming problem with examples.

This video is available exclusively on Mediaspace for a restricted audience. Please log in to MediaSpace to access it if you have the necessary permissions.

Watch on Mediaspace

Instructor

et ea

Aliqua sunt et qui ad sint aute ad voluptate nisi magna anim eiusmod in. Ea quis anim aliquip tempor veniam. Laborum pariatur irure velit eu cupidatat commodo ut cupidatat. Velit ipsum occaecat excepteur officia ut aute aliquip incididunt ea dolore incididunt proident ipsum dolore. Aute sunt culpa officia cillum minim occaecat dolore veniam sint reprehenderit velit ad labore magna. In ullamco nostrud incididunt laboris do minim sunt.

Official source

https://mediaspace.epfl.ch/media/0_wvufxauq

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Mathematics

Discrete mathematics: Graph theory

Electrical engineering

Electronic engineering: Digital electronics

Related lectures (33)