Lecture

In-System Debug and Custom AXI IP

Description

This lecture covers in-system debug using the Integrated Logic Analyzer, marking nets for debug, generating debug IP, and reading from a custom AXI IP. It also includes instantiating XILINX IP, connecting the multiplier input and output to the bus, and setting up ILA insertion flows.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.