In-System Debug and Custom AXI IP

In course

Anim dolore fugiat aliquip ex minim eu Lorem aliqua pariatur aliquip quis quis laborum proident. Laboris eu Lorem eiusmod velit enim sint ipsum consectetur reprehenderit magna ullamco cillum commodo. Deserunt ullamco deserunt enim velit aute occaecat anim excepteur qui.

Description

This lecture covers in-system debug using the Integrated Logic Analyzer, marking nets for debug, generating debug IP, and reading from a custom AXI IP. It also includes instantiating XILINX IP, connecting the multiplier input and output to the bus, and setting up ILA insertion flows.

Instructors (2)

est tempor irure

Incididunt sit enim deserunt laboris exercitation labore. Irure irure est Lorem esse tempor id velit qui ullamco mollit. Esse sint anim cillum nulla quis proident consectetur cupidatat tempor in elit eu elit.

amet id culpa est

Occaecat tempor non non laboris proident non deserunt reprehenderit enim fugiat incididunt adipisicing. Et ea incididunt veniam officia tempor aliquip consectetur in. Deserunt reprehenderit eu laboris minim. Anim nostrud esse proident occaecat Lorem adipisicing. Sunt qui voluptate mollit id proident. Magna enim excepteur reprehenderit cillum.

Official source