In-System Debug and Custom AXI IP

Related lectures (32)

Page 1 of 4

Covers the basic principles and architecture of Field Programmable Gate Arrays (FPGAs) and their implementation options for digital circuits.

Focuses on implementing a square function generator using Speedgoat FPGA technology and real-time signal processing techniques.

Covers the process of generating a Clock Generator (PLL) IP in Vivado using the Clocking Wizard tool.

Covers FPGA programming with Speedgoat, focusing on synthesis, design practices, and practical examples.

Explores logic circuit classification, FPGA design methodology, implementation, and Altera Cyclone IV architecture.

Covers the basics of using EMACS for editing VHDL code.

Covers PAL, GAL, CPLD, and the transition to FPGAs using HDLs.

Covers PAL, GAL, CPLD, and the evolution to FPGAs, explaining their architecture and advantages.

Explores VHDL for simulation, debugging, time modeling, event-based simulation, and testbench creation in digital system design.

Covers the organization, focus, methodology, and tools used in designing digital systems.