Lecture

Control Systems: Synthesis

Description

This lecture covers the synthesis of a speed controller by imposing a model to be followed, including improving system response, open-loop transfer function, regulator synthesis, validation, and experimentation. Students will learn how to calculate parameters, connect to a remote experiment, apply a voltage step, and verify closed-loop response. The session concludes with insights on modifying open-loop system response by closing the loop and adding a regulator to make the closed-loop system follow a specified model.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.