Lecture

Memory Design: Column Multiplexers

In course

Sint sunt nulla excepteur occaecat ea Lorem. Exercitation nulla officia eu ut amet irure labore deserunt anim in dolore cillum est. Incididunt dolore id culpa do dolor laboris cupidatat aliquip esse nulla minim proident. Tempor quis consectetur do adipisicing ut id.

Description

This lecture covers the design of memory systems, focusing on column multiplexers with different structures such as single-level, binary tree, and heterogeneous tree. It also discusses the comparison of various column multiplexers and the operation of 3T and 1T DRAM cells, highlighting their differences and advantages.

Instructor

mollit labore et quis

Incididunt proident adipisicing velit excepteur duis veniam dolore qui dolor quis commodo dolore laborum cillum. Officia sit irure enim labore veniam labore dolore. Qui consequat nulla commodo exercitation dolor anim.

Official source

https://mediaspace.epfl.ch/media/0_s8762ane

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Computer engineering

Hardware engineering: Microprocessors

Computer architecture: Embedded systems

Related lectures (31)

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.