Lecture

Super Slow Motion: Three Layer Stacked CMOS Image Sensor

Description

This lecture discusses the design and functionality of a three-layer camera that integrates a DRAM chip with a CMOS image sensor. The instructor explains the architecture of the camera, highlighting the role of the DRAM in storing images and facilitating high-speed readout. The lecture covers the concept of super slow motion, achieved by capturing images at 960 frames per second, while also maintaining the ability to output at standard speeds of 30 frames per second. The instructor details the signal processing involved, including the use of high-speed buses for data transfer and the importance of binning techniques to enhance image quality. The lecture also references a specific Sony CMOS image sensor, emphasizing its capabilities and applications in fields such as sports analysis. The presentation concludes with a demonstration of the super slow motion capabilities, showcasing the technology's potential without compromising image resolution, even during high-speed capture.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.