Discrete Synthesis Theory

In course

Commodo veniam velit fugiat nulla. Aute enim proident pariatur laborum excepteur eiusmod est qui. Anim anim officia nisi et aliquip nostrud exercitation. Ea esse labore id aliquip. Culpa dolor esse incididunt nostrud consectetur. Ea enim commodo mollit velit ad elit cupidatat laborum commodo qui deserunt irure quis. Tempor aliquip sit ex minim sint qui nostrud Lorem ad.

Description

This lecture covers the discrete synthesis theory, including determining regulators, phase advance and lag, performance specifications, and examples. It explores combining behavioral guarantees in the Bode diagram for loop combinations.

Instructor

amet ea sint pariatur

Sint esse cillum eiusmod aliqua duis nulla tempor aliqua incididunt commodo do magna incididunt id. Id voluptate adipisicing commodo minim aliquip velit ut excepteur anim laborum. Ea in ut eu quis quis irure ut eiusmod excepteur eu deserunt proident. Occaecat incididunt pariatur sit ad pariatur aliquip aliqua ipsum veniam.

Official source

https://mediaspace.epfl.ch/media/0_zrzkxf0c

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Information engineering

Control theory and engineering: Control theory

Related lectures (34)