Person

Paolo Romano

Related publications (26)

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

, ,

A method for performing synchrophasor estimation of an input signal , whereby the input signal is a sinusoidal power system voltage or current signal , comprising: a. Periodic ampling of a continuous time - domain waveform, consisting of a power system vol ...

2021

PMU-based linear state estimation of Lausanne subtransmission network: Experimental validation

Mario Paolone, Asja Derviskadic, Paolo Romano, Marco Pignati, Lorenzo Zanni, Ali Abur

The paper presents the implementation details and the experimental validation of a linear state estimator based on synchrophasor measurements in a real subtransmission network. The data are provided by 15 phasor measurement units (PMUs) installed in the 12 ...

2020

Iterative-Interpolated DFT for Synchrophasor Estimation: A Single Algorithm for P- and M-Class Compliant PMUs

Mario Paolone, Asja Derviskadic, Paolo Romano

We present a single synchrophasor estimation (SE) algorithm that is simultaneously compliant with both P and M phasor measurement unit (PMU) performance classes. The method, called iterative-interpolated discrete Fourier transform (i-IpDFT), iteratively es ...

2018

Design and Experimental Validation of an LTE-Based Synchrophasor Network in a Medium Voltage Distribution Grid

Mario Paolone, Asja Derviskadic, Paolo Romano, Marco Pignati, Lorenzo Zanni

We present and experimentally validate in a real-scale medium voltage (MV) grid a synchrophasor network that exploits the availability of a public 4G LTE communication infrastructure. An 18 buses, 10 kV feeder located in Huissen, The Netherlands, has been ...

Power Systems Computation Conference2018

Design and Experimental Validation of an LTE-based Synchrophasor Network in a Medium Voltage Distribution Grid

Mario Paolone, Asja Derviskadic, Paolo Romano, Marco Pignati, Lorenzo Zanni, Chang Ge

We present and experimentally validate in a real scale medium voltage (MV) grid a synchrophasor network that exploits the availability of a public 4G LTE communication infrastructure. An 18 buses, 10 kV feeder located in Huissen, The Netherlands, has been ...

IEEE2018

Architecture and Experimental Validation of a Low-Latency Phasor Data Concentrator

Mario Paolone, Asja Derviskadic, Paolo Romano, Marco Pignati

The paper presents the design principles of a Phasor Data Concentrator (PDC) that implements both the absolute and relative time data pushing logics together with a third one that aims at minimizing the latency introduced by the PDC without increasing the ...

2018

, ,

A method for performing synchrophasor estimation of an input signal, whereby the input signal is a sinusoidal power system voltage or current signal, comprising: a. Periodic sampling of a continuous time-domain waveform, consisting of a power system voltag ...

2018

, , ,

We intend to prove that PMU-based state estimation processes for active distribution networks exhibit unique time determinism and refresh rate that make them suitable to satisfy the time-critical requirements of protections as well as the accuracy requirem ...

Institute of Electrical and Electronics Engineers2017

A High-performance, Low-cost PMU Prototype for Distribution Networks based on FPGA

Mario Paolone, Paolo Romano

The application of Phasor Measurement Units (PMUs) to the real-time monitoring, protection and control of Distribution Networks, requires the availability of high accuracy devices that are characterized at the same time by a reasonable cost. This paper pre ...

IEEE2017

, ,

This paper investigates the problem of deriving a white box performance model of Hardware Transactional Memory (HTM) systems. The proposed model targets TSX, a popular implementation of HTM integrated in Intel processors starting with the Haswell family in ...

2017