José Luis Padilla de la Torre

This person is no longer with EPFL

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

About
Privacy
Disclaimer

Graph Chatbot

About this result

Related publications (16)

Please note that this is not a complete list of this person’s publications. It includes only semantically relevant works. For a full list, please refer to Infoscience.

Related publications (16)

Please note that this is not a complete list of this person’s publications. It includes only semantically relevant works. For a full list, please refer to Infoscience.

A Novel Reconfigurable Sub-0.25-V Digital Logic Family Using the Electron-Hole Bilayer TFET

Mihai Adrian Ionescu, Cem Alper, José Luis Padilla de la Torre, Pierpaolo Palestri

2018

Analysis of the Heterogate Electron-Hole Bilayer Tunneling Field-Effect Transistor With Partially Doped Channels: Effects on Tunneling Distance Modulation and Occupancy Probabilities

Mihai Adrian Ionescu, Cem Alper, José Luis Padilla de la Torre

2018

Analysis of the Heterogate Electron-Hole Bilayer Tunneling Field-Effect Transistor With Partially Doped Channels: Effects on Tunneling Distance Modulation and Occupancy Probabilities

Mihai Adrian Ionescu, Cem Alper, José Luis Padilla de la Torre

2018

José Luis Padilla de la Torre

Graph Chatbot

A Novel Reconfigurable Sub-0.25-V Digital Logic Family Using the Electron-Hole Bilayer TFET

Analysis of the Heterogate Electron-Hole Bilayer Tunneling Field-Effect Transistor With Partially Doped Channels: Effects on Tunneling Distance Modulation and Occupancy Probabilities

Confinement-induced InAs/GaSb heterojunction electron-hole bilayer tunneling field-effect transistor

Confinement-induced InAs/GaSb heterojunction electron-hole bilayer tunneling field-effect transistor

A Novel Reconfigurable Sub-0.25-V Digital Logic Family Using the Electron-Hole Bilayer TFET

Analysis of the Heterogate Electron-Hole Bilayer Tunneling Field-Effect Transistor With Partially Doped Channels: Effects on Tunneling Distance Modulation and Occupancy Probabilities