Three-dimensional electronic devices fabricated on a top-down silicon nanowire platform
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
We present a novel optical sensor concept that merges integrated optics and micro-mechanics in a monolithic substrate. This concept pushes microsystems integration and defines a new class of monolithic optical microsystems where only optical signals are pr ...
Reliable split C(V) measurements are shown to be feasible on ultra-thin oxides (down to 1.2 nm) by using relatively small area MOSFETs (typically 100 mum(2)). To this end, specific correction procedures for parasitic parallel capacitances and gate leakage ...
In this paper, the authors introduce multibit all-optical memory devices in nanostructured photonic-crystal circuits using only intrinsic nonresonant optical nonlinearities of semiconductors. Introduced devices can record incoming pulses at speeds of 10 Gb ...
Networks-on-chip provide an elegant framework to efficiently reuse predesigned cores. However, reuse of cores is jeopardized by new deep sub-micron noise effects that challenge the reliability of CMOS technology. Moreover, noise margins are further reduced ...
After microelectromechanical systems (MEMS) devices have been well established, components of higher complexity are now developed. Particularly, the combination with optical components has been very successful and have led to optical MEMS. The technology o ...
Main stream bulk CMOS and the variants of silicon-on-insulator (SOI) CMOS technologies are discussed with respect to testing for the quiescent current of mixed-signal integrated SOI circuits. The 2-3 times lower static power consumption in fully depleted C ...
The quickening pace of the MOSFET technology scaling has pushed the MOSFET dimension towards 10 nanometer channel length, where it is going to face the following fundamental and performance limiting factors: (i) electrostatic limits, (ii) source to drain t ...
Thermo-optical and electro-optical (plasma dispersion) effects for silicon based integrated optical modulators are becoming attractive and effective solutions for telecommunications applications such as switching for programmable optical add-drop multiplex ...
A process to fabricate functional polysilicon structures above large (4 x 4 mm(2)) thin (200 nm), very flat LPCVD silicon rich nitride membranes was developed. Key features of this fabrication process are the use of low-stress LPCVD silicon nitride, sacrif ...
A device includes a silicon substrate provided with a coating including at least one stacking constituted by a plane of GaN or GaInN quantum dots emitting visible light at room temperature in a respective layer of AIN or GaN. The method of making the devic ...
