Publication

A Single-Photon Detector Implemented in a130nm CMOS Imaging Process

Edoardo Charbon, Cristiano Niclass, Marek Gersbach
2008
Conference paper

Abstract

We report on a new single photon avalanche diode (SPAD) fabricated in a 130nm CMOS imaging process. A novel circular structure combining shallow trench isolation (STI) and a passivation implant creates an effective guard ring against premature edge breakdown. Thanks to this guard ring, unprecedented levels of miniaturization may be reached at no cost of added noise, decreased sensitivity or timing resolution. The detector integrated along with quenching and read out electronics was fully characterized. Optical measurements show the effectiveness of the guard ring and the high degree of electric field planarity across the sensitive region of the detector. With a photon detection probability of up to 30% and a timing jitter of 125 ps at full-width-half-maximum this SPAD is well suited for applications such as 3-D imaging, fluorescence lifetime imaging and biophotonics.

Official source

https://infoscience.epfl.ch/record/125263?ln=en

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Education

Educational stages: Higher education

Related concepts (22)

65 nm process

The 65 nm process is an advanced lithographic node used in volume CMOS (MOSFET) semiconductor fabrication. Printed linewidths (i.e. transistor gate lengths) can reach as low as 25 nm on a nominally 65 nm process, while the pitch between two lines may be greater than 130 nm. For comparison, cellular ribosomes are about 20 nm end-to-end. A crystal of bulk silicon has a lattice constant of 0.543 nm, so such transistors are on the order of 100 atoms across. By September 2007, Intel, AMD, IBM, UMC and Chartered were also producing 65 nm chips.

CMOS

Complementary metal–oxide–semiconductor (CMOS, pronounced "sea-moss", siːmɑːs, -ɒs) is a type of metal–oxide–semiconductor field-effect transistor (MOSFET) fabrication process that uses complementary and symmetrical pairs of p-type and n-type MOSFETs for logic functions. CMOS technology is used for constructing integrated circuit (IC) chips, including microprocessors, microcontrollers, memory chips (including CMOS BIOS), and other digital logic circuits.

Semiconductor device fabrication

Semiconductor device fabrication is the process used to manufacture semiconductor devices, typically integrated circuits (ICs) such as computer processors, microcontrollers, and memory chips (such as NAND flash and DRAM) that are present in everyday electrical and electronic devices. It is a multiple-step photolithographic and physio-chemical process (with steps such as thermal oxidation, thin-film deposition, ion-implantation, etching) during which electronic circuits are gradually created on a wafer, typically made of pure single-crystal semiconducting material.

Related publications (36)

Near-wall hemodynamic parameters quantification in in vitro intracranial aneurysms with 7 T PC-MRI

Mohamed Farhat, Philippe Reymond

ObjectiveWall shear stress (WSS) and its derived spatiotemporal parameters have proven to play a major role on intracranial aneurysms (IAs) growth and rupture. This study aims to demonstrate how ultra-high field (UHF) 7 T phase contrast magnetic resonance ...

SPRINGER2023

Study of Potential Factors and their Interaction in Dielectric Elastomer based Cell Stretcher

Yves Perriard, Yoan René Cyrille Civet, Thomas Guillaume Martinez, Florian Fernand Hartmann, Simon Holzer, Fatma Öz

Dielectric elastomer actuators (DEAs) offer a high degree of stretchability along with biocompatibility, making them valuable for biomedical applications. However, in order to effectively control the desired strain response of the DEA, it is crucial to ide ...

IEEE2023

A Compact Front-End Circuit for a Monolithic Sensor in a 65-nm CMOS Imaging Technology

Edoardo Charbon, Francesco Piro

This article presents the design of a front-end circuit for monolithic active pixel sensors (MAPSs). The circuit operates with a sensor featuring a small, low-capacitance (

Piscataway2023

Related MOOCs (3)

Micro and Nanofabrication (MEMS)

Learn the fundamentals of microfabrication and nanofabrication by using the most effective techniques in a cleanroom environment.

Microstructure Fabrication Technologies I

Learn the fundamentals of microfabrication and nanofabrication by using the most effective techniques in a cleanroom environment.

Micro and Nanofabrication (MEMS)

Learn the fundamentals of microfabrication and nanofabrication by using the most effective techniques in a cleanroom environment.

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.