Publication

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Related publications (41)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Graph Chatbot

Chat with Graph Search

Evaluating, Exploiting, and Hiding Power Side-Channel Leakage of Remote FPGAs

Automating the Design of Programmable Interconnect for Reconfigurable Architectures

DFAulted: Analyzing and Exploiting CPU Software Faults Caused by FPGA-Driven Undervolting Attacks

Assessment of the Bundle SNSPD Plus FPGA-Based TDC for High-Performance Time Measurements

Low-Latency High-Bandwidth Circuit and System Design for Trigger Systems in High Energy Physics

FPGA Architecture: Principles and Progression

Plug-and-play TOF-PET Module Readout Based on TDC-on-FPGA and Gigabit Optical Fiber Network

FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs

A Dynamically Reconfigurable Platform for High-Performance and Low-Power On-Board Processing

Circuit Design, Architecture and CAD for RRAM-based FPGAs