Publication

Reducing Memory Accesses with a System-Level Design Methodology in Customized Dynamic Memory Management

Related publications (65)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Reducing Memory Accesses with a System-Level Design Methodology in Customized Dynamic Memory Management

Graph Chatbot

Chat with Graph Search

Multi-Ported GC-eDRAM Bitcell with Dynamic Port Configuration and Refresh Mechanism

Design and in vitro Characterization of a Wearable Multisensing System for Hydration Monitoring

A 128-kbit GC-eDRAM With Negative Boosted Bootstrap Driver for 11.3x Lower-Refresh Frequency at a 2.5% Area Overhead in 28-nm FD-SOI

Error Resilient In-Memory Computing Architecture for CNN Inference on the Edge

Design for Test With Unreliable Memories by Restoring the Beauty of Randomness

Miss-Optimized Memory Systems: Turning Thousands of Outstanding Misses into Reuse Opportunities

Replica Bit-Line Technique for Internal Refresh in Logic-Compatible Gain-Cell Embedded DRAM

Heterogeneous Memory Organizations in Embedded Systems. Placement of Dynamic Data Objects

In Search of Lost Bandwidth: Extensive Reordering of DRAM Accesses on FPGA

DynaBurst: Dynamically Assemblying DRAM Bursts over a Multitude of Random Accesses