Publication

Low Overhead DFT Using CDFG by Modifying Controller

Related publications (33)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Low Overhead DFT Using CDFG by Modifying Controller

Graph Chatbot

Chat with Graph Search

Contemporary Logic Synthesis: with an Application to AQFP Circuit Optimization

Building Chips Faster: Hardware-Compiler Co-Design for Accelerated RTL Simulation

Logic Synthesis From Incomplete Specifications Using Disjoint Support Decomposition

Low-Latency High-Bandwidth Circuit and System Design for Trigger Systems in High Energy Physics

Data Structures and Algorithms for Logic Synthesis in Advanced Technologies

A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks

SAT-Based Exact Synthesis for Multi-Level Logic Networks

Majority Logic Synthesis

FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs

Multi-level Logic Benchmarks: An Exactness Study