Publication

DRAM Based on Hysteresis in Impact Ionization Single-Transistor-Latch

Related publications (214)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

DRAM Based on Hysteresis in Impact Ionization Single-Transistor-Latch

Graph Chatbot

Chat with Graph Search

1T Capacitor-less DRAM cell based on asymmetric Tunnel FET design

Polarity-Controllable Silicon Nanowire Transistors with Dual Threshold Voltages

Cmos compatible non-volatile latch and d-flip flop using resistive switching materials

Design of Digital SoC for Operation at High Temperatures

Single event upset mitigation in low power SRAM design

4T Gain-Cell with internal-feedback for ultra-low retention power at scaled CMOS nodes

Multi-level wordline driver for robust SRAM design in nano-scale CMOS technology

Can 2D-Nanocrystals Extend the Lifetime of Floating-Gate Transistor Based Nonvolatile Memory?

Replica Technique for Adaptive Refresh Timing of Gain-Cell-Embedded DRAM

TSPC Flip-Flop Circuit Design with Three-Independent-Gate Silicon Nanowire FETs