Publication

Demonstration of subthrehold swing smaller than 60mV/decade in Fe-FET with P(VDF-TrFE)/SiO₂ gate stack

Related publications (36)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Demonstration of subthrehold swing smaller than 60mV/decade in Fe-FET with P(VDF-TrFE)/SiO₂ gate stack

Graph Chatbot

Chat with Graph Search

Double-Gate Negative-Capacitance MOSFET with PZT gate stack on Ultra-Thin Body SOI: an Experimentally Calibrated Simulation Study of Device Performance

Multiple-Independent-Gate Field-Effect Transistors for High Computational Density and Low Power Consumption

Single field effect transistor capacitor-less memory device and method of operating the same

Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65 nm CMOS

Contact resistance effects in organic n-channel thin-film transistors

Condition for the negative capacitance effect in metal–ferroelectric–insulator–semiconductor devices

Ferroelectric tunnel fet switch and memory

Single-layer MoS₂

Negative Capacitance Transistor

Experimental confirmation of temperature dependent negative capacitance in ferroelectric field effect transistor