Publication

Asymmetrically strained all-silicon Tunnel FETs featuring 1V operation

Related publications (35)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Asymmetrically strained all-silicon Tunnel FETs featuring 1V operation

Graph Chatbot

Chat with Graph Search

P-GaN Tri-Gate MOS Structure for Normally-Off GaN Power Transistors

Enhancement Mode Tri-gate GaN Power Devices and Logic Circuits

WSe2/SnSe2 vdW heterojunction Tunnel FET with subthermionic characteristic and MOSFET co-integrated on same WSe2 flake

High-performance normally-off tri-gate GaN power MOSFETs

On the Dynamic Performance of Laterally Gated Transistors

Co-integrated Subthermionic 2D/2D WSe2/SnSe2 Vertical Tunnel FET and WSe2 MOSFET on same flake: towards a 2D/2D vdW Dual-Transport Steep Slope FET

Modeling and optimization of Tunnel-FET architectures exploiting carrier gas dimensionality

Multiple-Independent-Gate Field-Effect Transistors for High Computational Density and Low Power Consumption

Towards Functionality-Enhanced Devices: Controlling the Modes of Operation in Three-Independent-Gate Transistors (invited)

Leakage mechanisms and contact technologies in InAlN/GaN high electron mobility transistors