Publication

Design and Analysis of NoCs for Low-Power 2D and 3D SoCs

Related publications (50)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Design and Analysis of NoCs for Low-Power 2D and 3D SoCs

Graph Chatbot

Chat with Graph Search

System-Level Exploration of In-Package Wireless Communication for Multi-Chiplet Platforms

Thermal and Voltage-Aware Performance Management of 3D MPSoCs with Flow Cell Arrays and Integrated SC Converters

Towards Deeply Scaled 3D MPSoCs with Integrated Flow Cell Array Technology

Learning-Based Hardware Design for Data Acquisition Systems

Copper TSV-Based Process Development for Die-Level Homogeneous and Heterogeneous 3D Integration Platform

Lab on skin™: 3D monolithically integrated zero-energy micro/nanofludics and FD SOI ion sensitive FETs for wearable multi-sensing sweat applications

Method and apparatus for low power chip-to-chip communications with constrained ISI ratio

Hardware/Software Co-Design of Ultra-Low Power Biomedical Monitors

10.1 A pin-efficient 20.83Gb/s/wire 0.94pJ/bit forwarded clock CNRZ-5-coded SerDes up to 12mm for MCM packages in 28nm CMOS

A Chip-Level Post-CMOS Via-Last Cu TSV Process for Multi-Layer Homogeneous 3D Integration