Publication

Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library

Paolo Ienne, Francesco Regazzoni, Yusuf Leblebici, Stéphane Badel
2011
Conference paper

Abstract

MOS Current Mode Logic (MCML) is one of the most promising logic style to counteract power analysis attacks. Unfortunately, the static power consumption of MCML standard cells is significantly higher compared to equivalent functions implemented using static CMOS logic. As a result, the use of such a logic style is very limited in portable devices. Paradoxically, these devices are the most sensitive to physical attacks, thus the ones which would benefit more from the adoption of MCML.

Official source

https://infoscience.epfl.ch/record/169917?ln=en

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library

Graph Chatbot

Chat with Graph Search

Energy-Efficient Electronic Functions Based on the Co-integration of 2D and Ferroelectric Materials

Shrinking FPGA Static Power via Machine Learning-Based Power Gating and Enhanced Routing

A machine learning approach for power gating the FPGA routing network

Energy-Efficient Electronic Functions Based on the Co-integration of 2D and Ferroelectric Materials

Shrinking FPGA Static Power via Machine Learning-Based Power Gating and Enhanced Routing

A machine learning approach for power gating the FPGA routing network