Publication

Benchmarking of standard-cell based memories in the sub-VT domain in 65-nm CMOS technology

Related publications (38)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Benchmarking of standard-cell based memories in the sub-VT domain in 65-nm CMOS technology

Graph Chatbot

Chat with Graph Search

2D Nanosystems: Applications of 2D Semiconductors for In-Memory Computing

Impact of Interface Traps in Floating-Gate Memory Based on Monolayer MoS2

Miss-Optimized Memory Systems: Turning Thousands of Outstanding Misses into Reuse Opportunities

Gain-Cell Embedded DRAMs: Modeling and Design Space

GC-eDRAM with Body-Bias Compensated Readout and Error Detection in 28nm FD-SOI

Data-Retention-Time Characterization of Gain-Cell eDRAMs across the Design and Variations Space

Improving Main-memory Database System Performance through Cooperative Multitasking

DynaBurst: Dynamically Assemblying DRAM Bursts over a Multitude of Random Accesses

A Real-Time Multi-Camera Depth Estimation ASIC with Custom On-Chip Embedded DRAM

GC-eDRAM With Body-Bias Compensated Readout and Error Detection in 28-nm FD-SOI