Publication

Development of a versatile low-power 24 GHz phased array front-end in 90 nm CMOS technology

Related publications (40)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Development of a versatile low-power 24 GHz phased array front-end in 90 nm CMOS technology

Graph Chatbot

Chat with Graph Search

Integrated Wireless Power, Data Communication, and Thermal Sensing System for Autonomous Multisite Brain Implants

Fab-to-fab and run-to-run variability in 130 nm and 65 nm CMOS technologies exposed to ultra-high TID

Integrated Electronics for Deep Implants to Remotely Monitor Hemodynamics

A Cryo-CMOS Wideband Quadrature Receiver With Frequency Synthesizer for Scalable Multiplexed Readout of Silicon Spin Qubits

Energy-Efficient Design Techniques for High-Speed Wireline Serial Links

Experimental demonstration of three-fold wavelength multicasting of a 64-QAM 120 Gbit/s data channel using a Kerr frequency comb and nonlinear wave mixing

Performance improvement of chip-level CMOS-integrated ReRAM cells through material optimization

Multi-Tone Signaling and ADC-Based Digital Receiver for High-Speed Wireline Serial Links

A 100 kb/s, 4 GHz, 267 mu W Fully Integrated Low Power FM-UWB Transceiver with Multiple Channels

A back-illuminated 3D-stacked single-photon avalanche diode in 45nm CMOS technology, 2017 IEEE International Electron Devices Meeting (IEDM)