A Background Calibration Method for DAC Mismatch Correction in Multibit Sigma-Delta Modulators
Related publications (17)
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
This work presents an acoustic analog front-end based on a delta sigma-modulated sample and average common-mode feedback technique. The proposed feedback offers a process and temperature stable high pass (HP) frequency corner, unity dc feedback gain, and a ...
This paper presents a 32 Gb/s 16-level pulse amplitude modulation (PAM-16) source-series-terminated transmitter (TX) and a receiver (RX) analog front-end (AFE) in 28 nm FDSOI. The 8-way time-interleaved successive-approximation register (SAR) analog-to-dig ...
The optimal design of successive approximation register (SAR) analog-to-digital converters (ADCs) requires the accurate estimate of nonlinearity and parasitic capacitance effects in the feedback charge-redistribution digital-to-analog converters (DACs). Si ...
2014
The ever-growing global internet traffic has increased demand for higher speed data transmission. As the bandwidth requirements of wireline links increase, extensive digital equalization techniques are required to compensate for the high-frequency channel ...
EPFL2021
The exponential growth in computing power and multimedia services has caused a tremendous increase in data traffic in recent years. This increase in data traffic brings a strong demand for data bandwidth of electrical input/output (I/O) links and pushes th ...
EPFL2021
The exponential growth of Internet traffic and related demands for higher communication speed pushes processor-to-processor and processor-to-memory interconnects to provide further higher data-rate. Often time, processor-to-memory interconnectsâ speed is ...
EPFL2018
, , , , , , , ,
We present numerical simulations and experimental results of the self-modulation of a long proton bunch in a plasma with linear density gradients along the beam path. Simulation results agree with the experimental results reported [F. Braunmller, T. Nechae ...
AMER PHYSICAL SOC2021
, , ,
The long-standing analog-to-digital conversion paradigm based on Shannon/Nyquist sampling has been challenged lately, mostly in situations such as radar and communication signal processing where signal bandwidth is so large that sampling architectures cons ...
A technique for the calibration of DAC (digital to analog converter) mismatch errors in multi-bit Sigma Delta modulators (SDM) is presented. It consists of two parts: the first is a measurement technique to obtain the relative mismatch of each feedback DAC ...
This paper describes an all-digital backscatter modulation approach leveraging delta-sigma modulation (DSM) to improve the in-channel spectral characteristics of orthogonal frequency division multiplexed (OFDM) backscatter communication. We demonstrate thr ...
